|Eingestellt in Kategorie:
Ähnlichen Artikel verkaufen?

Low Power Methodik Handbuch: für System-on-Chip Design von David Flynn: Neu

AlibrisBooks
(461009)
Angemeldet als gewerblicher Verkäufer
US $230,76
Ca.CHF 183,55
Artikelzustand:
Neu
Ganz entspannt. Rückgaben akzeptiert.
Versand:
Kostenlos Standard Shipping.
Standort: Sparks, Nevada, USA
Lieferung:
Lieferung zwischen Do, 31. Jul und Mi, 6. Aug nach 94104 bei heutigem Zahlungseingang
Wir wenden ein spezielles Verfahren zur Einschätzung des Liefertermins an – in diese Schätzung fließen Faktoren wie die Entfernung des Käufers zum Artikelstandort, der gewählte Versandservice, die bisher versandten Artikel des Verkäufers und weitere ein. Insbesondere während saisonaler Spitzenzeiten können die Lieferzeiten abweichen.
Rücknahme:
30 Tage Rückgabe. Käufer zahlt Rückversand. Wenn Sie ein eBay-Versandetikett verwenden, werden die Kosten dafür von Ihrer Rückerstattung abgezogen.
Zahlungen:
     Diners Club

Sicher einkaufen

eBay-Käuferschutz
Geld zurück, wenn etwas mit diesem Artikel nicht stimmt. Mehr erfahreneBay-Käuferschutz - wird in neuem Fenster oder Tab geöffnet
Der Verkäufer ist für dieses Angebot verantwortlich.
eBay-Artikelnr.:284482150186
Zuletzt aktualisiert am 05. Jul. 2025 21:51:41 MESZAlle Änderungen ansehenAlle Änderungen ansehen

Artikelmerkmale

Artikelzustand
Neu: Neues, ungelesenes, ungebrauchtes Buch in makellosem Zustand ohne fehlende oder beschädigte ...
Book Title
Low Power Methodology Manual: For System-On-Chip Design
Publication Date
2007-07-31
Pages
300
ISBN
9780387718187

Über dieses Produkt

Product Identifiers

Publisher
Springer
ISBN-10
0387718184
ISBN-13
9780387718187
eBay Product ID (ePID)
61062495

Product Key Features

Number of Pages
Xvi, 300 Pages
Publication Name
Low Power Methodology Manual : for System-On-Chip Design
Language
English
Subject
Electronics / Circuits / Integrated, Electronics / Circuits / General, Electrical, Electronics / General
Publication Year
2007
Type
Textbook
Author
Michael Keating, David Flynn, Rob Aitken, Kaijian Shi, Alan Gibbons
Subject Area
Technology & Engineering
Series
Integrated Circuits and Systems Ser.
Format
Hardcover

Dimensions

Item Height
0.4 in
Item Weight
48.7 Oz
Item Length
9.3 in
Item Width
6.1 in

Additional Product Features

Intended Audience
Scholarly & Professional
LCCN
2007-928355
Dewey Edition
22
Number of Volumes
1 vol.
Illustrated
Yes
Dewey Decimal
621.381
Table Of Content
Standard Low Power Methods.- Multi-Voltage Design.- Power Gating Overview.- Designing Power Gating.- Architectural Issues for Power Gating.- A Power Gating Example.- IP Design for Low Power.- Frequency and Voltage Scaling Design.- Examples of Voltage and Frequency Scaling Design.- Implementing Multi-Voltage, Power Gated Designs.- Physical Libraries.- Retention Register Design.- Design of the Power Switching Network.
Synopsis
"Tools alone aren't enough to reduce dynamic and leakage power in complex chip designs - a well-planned methodology is needed. Following in the footsteps of the successful Reuse Methodology Manual (RMM), authors from ARM and Synopsys have written this Low Power Methodology Manual (LPMM) to describe such] a] low-power methodology with a practical, step-by-step approach." Richard Goering, Software Editor, EE Times "Excellent compendium of low-power techniques and guidelines with balanced content spanning theory and practical implementation. The LPMM is a very welcome addition to the field of low power SoC implementation that has for many years operated in a largely ad-hoc fashion." Sujeeth Joseph, Chief Architect - Semiconductor and Systems Solutions Unit, Wipro Technologies "The LPMM enables broader adoption of aggressive power management techniques based on extensive experience and silicon example with real data that every SOC designer can use to meet the difficulties faced in managing the power issues in deep submicron designs." Anil Mankar, Sr VP Worldwide Core Engineering and Chief Development Officer, Conexant Systems Inc. "Managing power, at 90nm and below, introduces significant challenges to design flow. The LPMM is a timely and immediately useful book that shows how combination of tools, IP and methodology can be used together to address power management." Nick Salter, Head of Chip Integration, CSR plc., This book provides a practical guide for engineers doing low power System-on-Chip (SoC) designs. It covers various aspects of low power design from architectural issues and design techniques to circuit design of power gating switches. It also describes some well established techniques and then details the latest approaches to low power design. These leading edge techniques include power gating and adaptive voltage scaling. In addition to providing a theoretical basis for these techniques, the book addresses the practical issues of implementing them in today's designs with today's tools. All of the methods used have been proven in test chips jointly developed by Synopsys and ARM., "Tools alone aren't enough to reduce dynamic and leakage power in complex chip designs - a well-planned methodology is needed. Following in the footsteps of the successful Reuse Methodology Manual (RMM), authors from ARM and Synopsys have written this Low Power Methodology Manual (LPMM) to describe [such] [a] low-power methodology with a practical, step-by-step approach." Richard Goering, Software Editor, EE Times "Excellent compendium of low-power techniques and guidelines with balanced content spanning theory and practical implementation. The LPMM is a very welcome addition to the field of low power SoC implementation that has for many years operated in a largely ad-hoc fashion." Sujeeth Joseph, Chief Architect - Semiconductor and Systems Solutions Unit, Wipro Technologies "The LPMM enables broader adoption of aggressive power management techniques based on extensive experience and silicon example with real data that every SOC designer can use to meet the difficulties faced in managing the power issues in deep submicron designs." Anil Mankar, Sr VP Worldwide Core Engineering and Chief Development Officer, Conexant Systems Inc. "Managing power, at 90nm and below, introduces significant challenges to design flow. The LPMM is a timely and immediately useful book that shows how combination of tools, IP and methodology can be used together to address power management." Nick Salter, Head of Chip Integration, CSR plc.
LC Classification Number
TK7867-7867.5

Artikelbeschreibung des Verkäufers

Info zu diesem Verkäufer

AlibrisBooks

98,6% positive Bewertungen1.9 Mio. Artikel verkauft

Mitglied seit Mai 2008
Antwortet meist innerhalb 24 Stunden
Angemeldet als gewerblicher Verkäufer
Alibris is the premier online marketplace for independent sellers of new & used books, as well as rare & collectible titles. We connect people who love books to thousands of independent sellers around ...
Mehr anzeigen
Shop besuchenKontakt

Detaillierte Verkäuferbewertungen

Durchschnitt in den letzten 12 Monaten
Genaue Beschreibung
4.9
Angemessene Versandkosten
5.0
Lieferzeit
5.0
Kommunikation
5.0

Verkäuferbewertungen (512'986)

Alle Bewertungen
Positiv
Neutral
Negativ