|Eingestellt in Kategorie:
Ähnlichen Artikel verkaufen?

Verifizierungstechniken für System-Level-Design, Fujita, Ghosh, Prasad.=

Awesomebooksusa
(440918)
Angemeldet als gewerblicher Verkäufer
US $86,16
Ca.CHF 68,97
Artikelzustand:
Neu
3 verfügbar
Ganz entspannt. Rückgaben akzeptiert.
Versand:
Kostenlos USPS Media MailTM.
Standort: MD, USA
Lieferung:
Lieferung zwischen Mi, 24. Sep und Di, 7. Okt nach 94104 bei heutigem Zahlungseingang
Liefertermine - wird in neuem Fenster oder Tab geöffnet berücksichtigen die Bearbeitungszeit des Verkäufers, die PLZ des Artikelstandorts und des Zielorts sowie den Annahmezeitpunkt und sind abhängig vom gewählten Versandservice und dem ZahlungseingangZahlungseingang - wird ein neuem Fenster oder Tab geöffnet. Insbesondere während saisonaler Spitzenzeiten können die Lieferzeiten abweichen.
Rücknahme:
30 Tage Rückgabe. Käufer zahlt Rückversand. Wenn Sie ein eBay-Versandetikett verwenden, werden die Kosten dafür von Ihrer Rückerstattung abgezogen.
Zahlungen:
     Diners Club

Sicher einkaufen

eBay-Käuferschutz
Geld zurück, wenn etwas mit diesem Artikel nicht stimmt. Mehr erfahreneBay-Käuferschutz - wird in neuem Fenster oder Tab geöffnet
Der Verkäufer ist für dieses Angebot verantwortlich.
eBay-Artikelnr.:333724569844
Zuletzt aktualisiert am 07. Jul. 2025 11:57:47 MESZAlle Änderungen ansehenAlle Änderungen ansehen

Artikelmerkmale

Artikelzustand
Neu: Neues, ungelesenes, ungebrauchtes Buch in makellosem Zustand ohne fehlende oder beschädigte ...
PublishedOn
2007-12-12
Title
Verification Techniques for System-Level Design (Systems on Sili
Artist
Not Specified
ISBN
9780123706164

Über dieses Produkt

Product Identifiers

Publisher
Elsevier Science & Technology
ISBN-10
0123706165
ISBN-13
9780123706164
eBay Product ID (ePID)
61076749

Product Key Features

Number of Pages
256 Pages
Language
English
Publication Name
Verification Techniques for System-Level Design
Subject
Systems Architecture / General, Industrial Design / Product, Electronics / Microelectronics, Software Development & Engineering / Systems Analysis & Design
Publication Year
2007
Type
Textbook
Subject Area
Computers, Technology & Engineering
Author
Mukul Prasad, Indradeep Ghosh, Masahiro Fujita
Series
Systems on Silicon Ser.
Format
Hardcover

Dimensions

Item Height
0.3 in
Item Weight
23.6 Oz
Item Length
9.3 in
Item Width
7.5 in

Additional Product Features

Intended Audience
Scholarly & Professional
LCCN
2007-028038
Dewey Edition
22
Illustrated
Yes
Dewey Decimal
621.3815
Synopsis
This book will explain how to verify SoC logic designs using ?formal? and ?semi-formal? verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in ?functional? verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been getting much more attention. So far, most of the books on formal verification target the register transfer level (RTL) or lower levels of design. For higher design productivity, it is essential to debug designs as early as possible. That is, designs should be completely verified at very abstracted design levels (higher than RTL). This book covers all aspects of high-level formal and semi-formal verification techniques for system level designs. ? First book that covers all aspects of formal and semi-formal, high-level (higher than RTL) design verification targeting SoC designs. ? Formal verification of high-level designs (RTL or higher). ? Verification techniques are discussed with associated system-level design methodology., This book will explain how to verify SoC (Systems on Chip) logic designs using "formal" and "semiformal" verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional" verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity.For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs., This book will explain how to verify SoC (Systems on Chip) logic designs using "formal" and "semiformal" verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional" verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity. For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs., This book will explain how to verify SoC (Systems on Chip) logic designs using "formal" and "semiformal" verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional" verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity. For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs. - First book that covers all aspects of formal and semiformal, high-level (higher than RTL) design verification targeting SoC designs. - Formal verification of high-level designs (RTL or higher). - Verification techniques are discussed with associated system-level design methodology.
LC Classification Number
TK7895.E42F95 2007

Artikelbeschreibung des Verkäufers

Rechtliche Informationen des Verkäufers

USt-IdNr.: GB 724498118

Informationen zur Produktsicherheit und Barrierefreiheit

Info zu diesem Verkäufer

Awesomebooksusa

97,9% positive Bewertungen1.4 Mio. Artikel verkauft

Mitglied seit Mär 2009
Antwortet meist innerhalb 24 Stunden
Angemeldet als gewerblicher Verkäufer
Shop besuchenKontakt

Detaillierte Verkäuferbewertungen

Durchschnitt in den letzten 12 Monaten
Genaue Beschreibung
4.8
Angemessene Versandkosten
5.0
Lieferzeit
5.0
Kommunikation
5.0

Beliebte Kategorien in diesem Shop

Verkäuferbewertungen (546'365)

Alle Bewertungen
Positiv
Neutral
Negativ